

FACULTYDEVELOPMENT PROGRAMME (FDP) ON



MIXED VLSI SYSTEM DESIGN USING CADENCE TOOLS

(June 11-16, 2018)

Organized by Rajeev Gandhi Memorial College of Engineering & Technology Nandyal -518501, Kurnool Dist., A.P

in association with

E & ICT Academy, National Institute of Technology, Warangal. (Sponsored by Ministry of Electronics and Information Technology (MeitY), GOI)

Preamble:

"Electronics & ICT Academy" was set up at NIT Warangal with financial assistance from MeitY, Gol. The jurisdiction of this academy is Telangana, Andhra Pradesh, Karnataka, Goa, Puducherry and Andaman & Nicobar Islands. This academy role is to offer faculty development programmes in standardized courses and emerging areas of Electronics, Information Communication Technologies, training & consultancy services for Industry, Curriculum development for Industry, CEP for working professionals, Advice and support for technical incubation and entrepreneurial activities.

About the Workshop:

A Faculty Development Programme (FDP) on "MIXED VLSI SYSTEM DESIGN USING CADENCE TOOLS" is being organized by the E & ICT Academy at Rajeev Gandhi Memorial College of Engineering & Technology which has agreed to host the same in its campus by bringing and caring the participants to this programme and also extending its infrastructure for organizing the course involving actively their faculty of ECE Department.

Major Course Contents:

- Introduction to VLSISystem
- Low Power VLSI System Design Techniques
- Introduction to Layout
- Design of Analog MOS Circuits
 - Introduction
 - MOSFET DeviceCharacterization
 - CMOS Current Mirrors
 - Single Stage Amplifiers CS, CD & CG Configuration
 - Design of Differential Amplifier
 - Design of 2-stage CMOS Op-Amp
 - Design of Phase Locked Loop
 - Case Studies
- Design of Digital MOS Circuits
 - Introduction to Semi-custom ASIC flow
 - Need and Importance of Physical Design Flow
 - OverviewofEDAToolsforSemi-customICDesign Flow
 - Chip and Input / Output Loads
 - Floor planning and Implementation
 - Power planning and Management
 - Timing Analysis
 - Placement and Optimization
- Hands-on Sessions on Cadence Tools
 - Virtuoso
 - Encounter

Faculty conducting this programme:

The programme will be conducted by the faculty members from NIT Warangal; Academicians in the concerned field from IITs/NITs/IITs are invited to deliver lectures in the programme. Speakers from industries are also expected to deliver as part of the course.

Eligibility:

The programme is open to faculty of Engineering Colleges, MCA Colleges and other allied disciplines in India. Industry personnel working in the concerned /allied discipline can also attend.

Faculty and Research Scholars	Rs. 2500/-
Faculty of SC/ST Category	Rs. 1250/- (SC/ ST participants should submit the copy of their caste certificate to claim the concession along with application form)
Industry Participants	Rs. 7500/-

SC/ST concession is only for faculty of mentioned states. Research Scholars are not eligible for SC/ST concession.

The fee is to be paid either in the form of DDs or online transfer using the following details:

le ioliowing details.	
DD Details	Online Transfer Details
Demand Draft in favor of	Account Name: Electronics & ICT
"Director, NIT Warangal"	Academy NITW
payable at any bank in	Account No: 62423775910
Warangal	IFSC: SBIN0020149

Accommodation:

Free accommodation will be provided for the outstation participants by the host Institute on prior request.

How to apply:

A filled in form of application in the prescribed format duly signed and sponsored by appropriate authorities (along with demand draft) should reach the coordinator by speed-post. It is also mandatory to send scanned application form and demand draft through e-mail to <u>nfouziasulthana@rgmcet.edu.in</u> as selection will be intimated only through mail.

Selection Criteria:

Selection will be done based on first-come-first-serve basis to a maximum number of 50 (fifty). Additionally 10 participants from industry are allowed to participate. The list of selected participants will be intimated through e-mail. In case a candidate is not selected, the DD will be sent back. Candidates will be issued satisfactory certificates on successful completion of the course. Reservations are followed for selecting candidates as per GOI norms.

Important dates:

Last date (Application & DD)	4 th June, 2018
Selection List by E- mail	6 th June, 2018
Duration	11 th – 16 th June, 2018

About NIT Warangal:

National Institute of Technology, Warangal is the first among 17 RECs setup as joint venture of the Government of India and the state government. Over the years the college has established itself as a premier Institute imparting technical education of a very high standard leading to the B.Tech degrees in various branches of engineering, M.Tech. and Ph.D programs in various specializations. All B. Tech and M. Tech programmes of NIT Warangal are NBA accredited.

About RGM College of Engineering & Technology:

The college was established in 1995 and is situated 10Km away from Nandyal on NH-40 (old 18) towards Kurnool. It has been setup with the aim to achieve technology excellence through innovation and with a motto of" EDUCATION for PEACE". It is approved by AICTE and accredited by NBA (Tier I), New Delhi, Affiliated to JNTUA, Ananthapuramu, Accredited by NAAC with A+ Grade, New Delhi. The college offers 5 U.G. programs and 7 P.G. programs and possesses very good infrastructure and faculty.

APPLICATION FORM



FACULTYDEVELOPMENT PROGRAMME(FDP)

ON

MIXED VLSI SYSTEM DESIGN USING CADENCE TOOLS

(June 11-16, 2018) Organized by

Rajeev Gandhi Memorial College of Engineering & Technology Nandyal -518501, Kurnool Dist., A.P

in association with

E & ICT Academy, National Institute of Technology, Warangal. (Sponsored by Ministry of Electronics and Information Technology (MeitY), GOI)

- 1. Name
- 2. Designation :
- 3. Institution
- 4. Email
- 5. Mobile No
- 6.

DD	Online Transfer
DD No:	Reference No:
Amount:	
Bank :	
Date:	

7. Address for Correspondence:

•

- 8. Educational Qualification:
- 9. Subjects taught so far:
- 10. No. of refresher courses/workshops attended:
- 11. Experience (in years):

Teaching: Research: Industry:

- 12. Accommodation required: YES /NO
- 13. Do you belong to SC/ST : YES /NO

(If yes, please specify and attach a copy of caste certificate to claim the concession)

Declaration

The information provided is true to the best of my knowledge. If selected, I agree to abide by the rules and regulations of the FDP and shall attend the course for the entire duration. I also undertake the responsibility to inform the Coordinator in case, I am unable to attend the course.

Signature of the Applicant

Dr. P. Sreehari Rao Department of ECE, NATIONAL INSTITUTE OF TECHNOLOGY WARANGAL – 506 004 (Telangana State)

SPONSORSHIP CERTIFICATE

Dr. /Mr. /Ms. is an employee of our Institute/Organization and is hereby sponsored to participate in the FDP on "**Mixed VLSI System Design using CADENCE Tools**", sponsored by Electronics & ICT Academy during June 11-16, 2018 at RGMCET, Nandyal.

Signature of Head of Institution (with seal)

Address for correspondence

Post your application form with DD to N.Fouzia Sulthana Assistant Professor Department of ECE, Rajeev Gandhi Memorial College of Engineering & Technology Nandyal -518501, Kurnool Dist., A.P

E-mail the scanned copies of filled-in and duly signed application form along with DD to **nfouziasulthana@rgmcet.edu.in**

For more details about Electronics & ICT Academy, NIT, Warangal, please visit: <u>https://nitw.ac.in/eict</u>

For more enquiries please contact:

Mobile: 9059470004/ 9299450420

N. Fouzia Sultana Department of ECE, RGMCET, Nandyal - 518501.

